454 Index

data format, 111–112	input bias current, 319-320
defined, 110	input offset voltage, 316, 318
Ethernet, see Ethernet	input resistance, 325–328
layers, 193	inverting topology, 315–316
router, 195	nonideal characteristics, 316–325
RS-485 design example, 114–117	noninverting gain, 312–313
network layer, 194–195	PSRR, 318
nibble, 12	real open-loop gain, 316
NIC, 389	slew rate, 325
Nichicon, 389	unity gain buffer, 314
NMOS	unity-gain bandwidth, 324
EPROM, 80	virtual short circuit, 315
semiconductor process, 38, 306	opcode
node analysis, 271	assembly language, 72–75
noise	defined, 58
filter types, see filter	OSI (Open System Interconnection), 193-194
reduction with capacitor, 275	open-collector/drain driver, 119
reduction with inductor, 276–277	OrCAD, 436
nonmaskable interrupt, see interrupt	OS (operating system)
nonvolatile memory, 57, 77–78, 82	cache, 155
notch filter, see filter	multitasking, 158-159
N-type silicon, 34	page table, 160
null-modem, see RS-232	supervisor and user modes, 139
Nyquist frequency, see sampling	oscillator, see clock
	oscilloscope
0	microprocessor debugging, 430
octal, base-8, 13	types, 441
octet, see byte	uses, 279, 281
OE (output enable) signal, 64, 80–81, 87, 89–90	OTP EPROM, see EPROM
ohm, see resistor	overflow, see FIFO
Ohm's law, 267	_
one-hot FSM, see FSM	P
one's complement, 16, 208	package
op-amp/operational amplifier	diode, 378
active filters, 331–333	IC types, 38–41
analog summation, 328–330	manufacturing capability, 421
bandwidth, 324–325	thermal resistance, 375
biased inverting circuit, 315–316	voltage regulator, 383
closed loop circuit, 312	packet, network, 188-189
CMRR, 321–323	defined, 111
comparator, 333–338	format, 111
data sheet, 316–317	length count versus framing, 115–116
difference amplifier, 330–331	network design example, 115–116
finite gain impact, 314	switching, 218
full-power bandwidth, 324	page table, see virtual memory
gain-bandwidth product, 324	page-mode transaction, see DRAM, FPM
high input resistance circuits, 326–328	paging
hysteresis, 335	address banking, see address banking
ideal model, 311–312	virtual memory, 158–160

PAL (programmable array logic), 252	product term sharing, 256
Panasonic, 389	sum of products, 252
parasitic electrical properties, 277–279	synthesis library, 223
parity, 99, 101, 116–117	timing, 254
partitioning of logic, 243	versus ASIC, 249–251
pass band, see filter	versus FPGA, 257–258
passive filter, see filter	PLL (phase locked loop), 199
payload, network, 111, 194	FPGA, 259–260
PC (program counter)	frequency synthesis, 364–365
branching, see branch instruction	jitter sensitivity, 364
defined, 59	operation, 362
interrupt, 62	VCO, 362
relative addressing, 74	versus DLL, 366–367
PCB (printed circuit board)	zero-delay clock distribution, 362–363
assembly, 422–423	PMC-Sierra, 199
construction, 422	PMOS semiconductor process, 38, 306
controlled impedance, 400-402	pop, stack, see stack
design software, 422	posted write, 72
ESD handling, 416	power
fiberglass construction, 401	backup using diode, 297–298
keep-out, 423–424	decibel, 281–282
moat, 412	defined, 268
plane splits, 412	dissipation, see thermal analysis
power distribution, 393–395	distribution, 275, 289, 389–395
power planes, 393–395	electrical integrity, 393–395
reflow assembly process, 423	rectification, 296–297
trace geometries, 401–402	regulation, see voltage regulator
trace parallelism, 409	safety, 389–390
transmission line topologies, 400–401	preamble, Ethernet, see Ethernet
via, 402, 410–411	prescaler, 232, 234
wave soldering, 423	product term, 9
PCI (peripheral component interconnect) bus, 72	sharing in PLD, 256
PGA (pin grid array), 40	program memory, 56
Philips, 119, 417	programs, 56
photolithography, 36	PROM (programmable ROM), 79
photoresist, 36	propagation
physical layer, 194	electrical signals on wire, 359
piezoelectric property, 356	in timing analysis, 24–25
pipelining, 162–163, 245–247	part-to-part variation, 360
plastic leaded chip carrier (PLCC), 40, 80	protocol, network, 111, 112, 194
PLD (programmable logic device)	error handling, 207
CPLD, 255–257	stack, 193–194
defined, 222	PSK (phase shift keying), 109
development tools, 421	P-type silicon, 34
fitting software, 254, 256–257	push, stack, see stack
fuse-based, 252	Q
GAL and PAL, 252–254	
I/O, 257	QAM (quadrature amplitude modulation), 109
macrocell, 253–254	quantization, 341